{"doi":"10.1147/rd.374.0547","title":"A load-instruction unit for pipelined processors","abstract":null,"journal":"IBM Journal of Research and Development","year":1993,"id":34694,"datarank":11.289010651635843,"base_score":4.941642422609304,"endowment":4.941642422609304,"self_citation_contribution":0.7412463633913957,"citation_network_contribution":10.547764288244448,"self_endowment_contribution":0.7412463633913957,"citer_contribution":10.547764288244448,"corpus_percentile":null,"corpus_rank":null,"citation_count":139,"citer_count":135,"citers_with_citation_signal":115,"citers_with_endowment":115,"datacite_reuse_total":0,"is_dataset":false,"is_dataset_confidence":null,"is_oa":false,"file_count":0,"downloads":0,"has_version_chain":false,"published_date":null,"fair_score":null,"fair_percentile":null,"algorithm_id":"datarank_citation_only_1hop_v6","ranking_scope":"data_only","authors":[{"id":179285,"name":"S. Vassiliadis","orcid":null,"position":1,"is_corresponding":false},{"id":179284,"name":"R. J. Eickemeyer","orcid":null,"position":0,"is_corresponding":false}],"reference_count":0,"raw_metadata":{"has_enrichment":true,"base_score":4.941642422609304,"endowment":4.941642422609304,"datacite_reuse_total":0,"file_count":0,"downloads":0,"views":0,"has_version_chain":false,"is_dataset":false,"is_oa":false,"pmid":"18998881","pmcid":null,"openalex_id":"https://openalex.org/W1997401508","authors":[],"funders":[],"total_grants":0,"fwci":2.2637,"citation_percentile":0.88614855,"influential_citations":13,"citation_trend":[{"year":2012,"count":2},{"year":2013,"count":1},{"year":2014,"count":4},{"year":2015,"count":1},{"year":2016,"count":5},{"year":2017,"count":2},{"year":2018,"count":5},{"year":2019,"count":2},{"year":2020,"count":2},{"year":2021,"count":3},{"year":2022,"count":2},{"year":2023,"count":2},{"year":2024,"count":1},{"year":2025,"count":3}],"oa_status":"closed","license":null,"oa_locations":[{"url":"http://xplorestaging.ieee.org/ielx5/5288520/5389600/05389606.pdf?arnumber=5389606","host_type":"publisher"},{"url":"https://doi.org/10.1147/rd.374.0547","host_type":"journal"}],"fields_of_study":["Parallel Computing and Optimization Techniques","Embedded Systems Design Techniques","Interconnection Networks and Systems","Computer Science"],"mesh_terms":[],"keywords":["Instruction prefetch","Computer science","Cache","Cache pollution","Smart Cache","Cache algorithms","Parallel computing","Cache invalidation","Cache coloring","CPU cache","Page cache","Fetch","TRACE (psycholinguistics)","Embedded system"],"sdg_mappings":[],"linked_datasets":[],"clinical_trials":[],"software_tools":[],"database_accessions":[],"source":"live","citation_network_status":"fetched"},"created_at":"2026-06-09T19:36:56.310305Z","pmid":null,"pmcid":null,"fwci":null,"citation_percentile":null,"influential_citations":0,"oa_status":null,"license":null,"views":0,"total_file_size_bytes":0,"version_count":0,"fair_f":null,"fair_a":null,"fair_i":null,"fair_r":null,"fair_zscore":null,"fair_rationale":null,"fair_model":null,"fair_agent_version":null,"fair_fulltext_source":null,"fair_has_llm":null,"fair_computed_at":null,"clinical_trials":[],"software_tools":[],"db_accessions":[],"linked_datasets":[],"topics":[]}