{"doi":"10.1145/301618.301668","title":"New tiling techniques to improve cache temporal locality","abstract":null,"journal":"Proceedings of the ACM SIGPLAN 1999 conference on Programming language design and implementation","year":1999,"id":26896,"datarank":13.40271803671094,"base_score":5.278114659230518,"endowment":5.278114659230518,"self_citation_contribution":0.7917171988845778,"citation_network_contribution":12.611000837826362,"self_endowment_contribution":0.7917171988845778,"citer_contribution":12.611000837826362,"corpus_percentile":null,"corpus_rank":null,"citation_count":195,"citer_count":188,"citers_with_citation_signal":164,"citers_with_endowment":164,"datacite_reuse_total":0,"is_dataset":false,"is_dataset_confidence":null,"is_oa":false,"file_count":0,"downloads":0,"has_version_chain":false,"published_date":null,"algorithm_id":"datarank_citation_only_1hop_v6","ranking_scope":"data_only","authors":[{"id":120792,"name":"Zhiyuan Li","orcid":null,"position":1,"is_corresponding":false},{"id":154519,"name":"Yonghong Song","orcid":null,"position":0,"is_corresponding":false}],"reference_count":0,"raw_metadata":{"has_enrichment":true,"base_score":5.278114659230518,"endowment":5.278114659230518,"datacite_reuse_total":0,"file_count":0,"downloads":0,"views":0,"has_version_chain":false,"is_dataset":false,"is_oa":false,"pmid":"24523987","pmcid":null,"openalex_id":"https://openalex.org/W1968347730","authors":[],"funders":[],"total_grants":0,"fwci":12.6679,"citation_percentile":0.98994253,"influential_citations":5,"citation_trend":[{"year":2012,"count":8},{"year":2013,"count":9},{"year":2014,"count":10},{"year":2015,"count":5},{"year":2016,"count":5},{"year":2017,"count":9},{"year":2018,"count":4},{"year":2019,"count":6},{"year":2020,"count":3},{"year":2021,"count":9},{"year":2022,"count":2},{"year":2024,"count":2},{"year":2025,"count":1}],"oa_status":"closed","license":"https://www.acm.org/publications/policies/copyright_policy#Background","oa_locations":[{"url":"https://dl.acm.org/doi/pdf/10.1145/301631.301668","host_type":"CLOSED"},{"url":"https://dl.acm.org/doi/10.1145/301618.301668","host_type":"publisher"},{"url":"https://dl.acm.org/doi/pdf/10.1145/301618.301668","host_type":"publisher"},{"url":"https://doi.org/10.1145/301618.301668","host_type":""},{"url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.46.2856","host_type":""}],"fields_of_study":["Parallel Computing and Optimization Techniques","Embedded Systems Design Techniques","Interconnection Networks and Systems","Computer Science"],"mesh_terms":[],"keywords":["Loop tiling","Computer science","Nested loop join","Parallel computing","Locality of reference","Locality","Cache","Loop optimization","Compiler","Benchmark (surveying)","Optimizing compiler","Theoretical computer science","Algorithm","Programming language"],"sdg_mappings":[],"linked_datasets":[],"clinical_trials":[],"software_tools":[],"database_accessions":[],"source":"live","citation_network_status":"fetched"},"created_at":"2026-06-08T15:58:47.615466Z","pmid":null,"pmcid":null,"fwci":null,"citation_percentile":null,"influential_citations":0,"oa_status":null,"license":null,"views":0,"total_file_size_bytes":0,"version_count":0,"clinical_trials":[],"software_tools":[],"db_accessions":[],"linked_datasets":[],"topics":[]}