{"doi":"10.1109/micro.1996.566468","title":"Combining loop transformations considering caches and scheduling","abstract":null,"journal":"Proceedings of the 29th Annual IEEE/ACM International Symposium on Microarchitecture. MICRO 29","year":null,"id":26798,"datarank":6.441794334616693,"base_score":4.59511985013459,"endowment":4.59511985013459,"self_citation_contribution":0.6892679775201885,"citation_network_contribution":5.752526357096505,"self_endowment_contribution":0.6892679775201885,"citer_contribution":5.752526357096505,"corpus_percentile":null,"corpus_rank":null,"citation_count":98,"citer_count":98,"citers_with_citation_signal":86,"citers_with_endowment":86,"datacite_reuse_total":0,"is_dataset":false,"is_dataset_confidence":null,"is_oa":false,"file_count":0,"downloads":0,"has_version_chain":false,"published_date":null,"algorithm_id":"datarank_citation_only_1hop_v6","ranking_scope":"data_only","authors":[{"id":154215,"name":"D.E. Maydan","orcid":null,"position":1,"is_corresponding":false},{"id":154217,"name":"Ding-Kai Chen","orcid":null,"position":2,"is_corresponding":false},{"id":154213,"name":"M.E. Wolf","orcid":null,"position":0,"is_corresponding":false}],"reference_count":0,"raw_metadata":{"has_enrichment":true,"base_score":4.59511985013459,"endowment":4.59511985013459,"datacite_reuse_total":0,"file_count":0,"downloads":0,"views":0,"has_version_chain":false,"is_dataset":false,"is_oa":false,"pmid":"24523987","pmcid":null,"openalex_id":"https://openalex.org/W4251798485","authors":[],"funders":[],"total_grants":0,"fwci":6.1958,"citation_percentile":0.97279696,"influential_citations":0,"citation_trend":[{"year":2012,"count":3},{"year":2013,"count":2},{"year":2014,"count":5},{"year":2017,"count":1},{"year":2019,"count":2},{"year":2021,"count":3},{"year":2022,"count":3},{"year":2024,"count":3},{"year":2025,"count":2}],"oa_status":"closed","license":null,"oa_locations":[{"url":"https://doi.org/10.1109/micro.1996.566468","host_type":""}],"fields_of_study":["Parallel Computing and Optimization Techniques","Advanced Data Storage Technologies","Low-power high-performance VLSI design"],"mesh_terms":[],"keywords":["Loop unrolling","Computer science","Loop tiling","Loop fusion","Parallel computing","Cache","Loop fission","Loop optimization","Register allocation","Nested loop join","Compiler","Scheduling (production processes)","Loop (graph theory)","Optimizing compiler","Instruction scheduling","Overhead (engineering)","Software pipelining","Inner loop","Dynamic priority scheduling","Operating system","Two-level scheduling","Schedule"],"sdg_mappings":[],"linked_datasets":[],"clinical_trials":[],"software_tools":[],"database_accessions":[],"source":"live","citation_network_status":"fetched"},"created_at":"2026-06-08T15:43:04.921816Z","pmid":null,"pmcid":null,"fwci":null,"citation_percentile":null,"influential_citations":0,"oa_status":null,"license":null,"views":0,"total_file_size_bytes":0,"version_count":0,"clinical_trials":[],"software_tools":[],"db_accessions":[],"linked_datasets":[],"topics":[]}