{"doi":"10.1109/isscc.1997.585382","title":"A 2 V 250 MHz multimedia processor","abstract":null,"journal":"1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers","year":null,"id":31448,"datarank":3.9190976342083252,"base_score":3.091042453358316,"endowment":3.091042453358316,"self_citation_contribution":0.4636563680037475,"citation_network_contribution":3.455441266204578,"self_endowment_contribution":0.4636563680037475,"citer_contribution":3.455441266204578,"corpus_percentile":null,"corpus_rank":null,"citation_count":21,"citer_count":14,"citers_with_citation_signal":12,"citers_with_endowment":12,"datacite_reuse_total":0,"is_dataset":false,"is_dataset_confidence":null,"is_data_producer":false,"deposit_databanks":null,"is_oa":false,"file_count":0,"downloads":0,"has_version_chain":false,"published_date":null,"fair_score":null,"fair_percentile":null,"algorithm_id":"datarank_citation_only_1hop_v6","ranking_scope":"data_only","authors":[{"id":168536,"name":"Y. Shimazu","orcid":null,"position":1,"is_corresponding":false},{"id":168538,"name":"A. Yamada","orcid":null,"position":2,"is_corresponding":false},{"id":168540,"name":"E. Holmann","orcid":null,"position":3,"is_corresponding":false},{"id":168542,"name":"K. Nakakimura","orcid":null,"position":4,"is_corresponding":false},{"id":112426,"name":"H. Takata","orcid":null,"position":5,"is_corresponding":false},{"id":168545,"name":"M. Kitao","orcid":null,"position":6,"is_corresponding":false},{"id":168546,"name":"T. Kishi","orcid":null,"position":7,"is_corresponding":false},{"id":125422,"name":"H. Kobayashi","orcid":null,"position":8,"is_corresponding":false},{"id":168547,"name":"M. Sato","orcid":null,"position":9,"is_corresponding":false},{"id":168548,"name":"A. Mohri","orcid":null,"position":10,"is_corresponding":false},{"id":143882,"name":"K. Suzuki","orcid":null,"position":11,"is_corresponding":false},{"id":168549,"name":"Y. Ajioka","orcid":null,"position":12,"is_corresponding":false},{"id":168550,"name":"K. Higashitani","orcid":null,"position":13,"is_corresponding":false},{"id":73716,"name":"T. Yoshida","orcid":"0009-0000-7405-4114","position":0,"is_corresponding":false}],"reference_count":0,"raw_metadata":{"has_enrichment":true,"base_score":3.091042453358316,"endowment":3.091042453358316,"datacite_reuse_total":0,"file_count":0,"downloads":0,"views":0,"has_version_chain":false,"is_dataset":false,"is_oa":false,"pmid":"24523987","pmcid":null,"openalex_id":"https://openalex.org/W1481647668","authors":[],"funders":[],"total_grants":0,"fwci":2.575,"citation_percentile":0.89901793,"influential_citations":0,"citation_trend":[],"oa_status":"closed","license":null,"oa_locations":[{"url":"https://doi.org/10.1109/isscc.1997.585382","host_type":""}],"fields_of_study":["Digital Filter Design and Implementation","Interconnection Networks and Systems","Embedded Systems Design Techniques","Computer Science","Engineering"],"mesh_terms":[],"keywords":["Very long instruction word","Computer science","Reduced instruction set computing","Instructions per cycle","Media processor","Throughput","Instruction set","Digital signal processor","Chip","Word (group theory)","Coprocessor","Embedded system","Digital signal processing","Computer hardware","Computer architecture","Central processing unit","Operating system","Telecommunications"],"sdg_mappings":[{"sdg_number":0,"sdg_label":"Affordable and clean energy"}],"linked_datasets":[],"clinical_trials":[],"software_tools":[],"database_accessions":[],"source":"live","citation_network_status":"fetched"},"created_at":"2026-06-09T07:11:34.349513Z","pmid":null,"pmcid":null,"fwci":null,"citation_percentile":null,"influential_citations":0,"oa_status":null,"license":null,"views":0,"total_file_size_bytes":0,"version_count":0,"fair_f":null,"fair_a":null,"fair_i":null,"fair_r":null,"fair_zscore":null,"fair_rationale":null,"fair_model":null,"fair_agent_version":null,"fair_fulltext_source":null,"fair_has_llm":null,"fair_computed_at":null,"clinical_trials":[],"software_tools":[],"db_accessions":[],"linked_datasets":[],"topics":[]}