{"doi":"10.1109/isca.1999.765956","title":"Value prediction in VLIW machines","abstract":null,"journal":"Proceedings of the 26th International Symposium on Computer Architecture (Cat. No.99CB36367)","year":null,"id":31527,"datarank":1.0735140338901557,"base_score":2.639057329615259,"endowment":2.639057329615259,"self_citation_contribution":0.3958585994422889,"citation_network_contribution":0.6776554344478668,"self_endowment_contribution":0.3958585994422889,"citer_contribution":0.6776554344478668,"corpus_percentile":null,"corpus_rank":null,"citation_count":13,"citer_count":12,"citers_with_citation_signal":10,"citers_with_endowment":10,"datacite_reuse_total":0,"is_dataset":false,"is_dataset_confidence":null,"is_data_producer":false,"deposit_databanks":null,"is_oa":false,"file_count":0,"downloads":0,"has_version_chain":false,"published_date":null,"fair_score":null,"fair_percentile":null,"algorithm_id":"datarank_citation_only_1hop_v6","ranking_scope":"data_only","authors":[{"id":26054,"name":"R. Gupta","orcid":"0000-0002-8508-8405","position":1,"is_corresponding":false},{"id":168781,"name":"M.L. Soffa","orcid":null,"position":2,"is_corresponding":false},{"id":168780,"name":"T. Nakra","orcid":null,"position":0,"is_corresponding":false}],"reference_count":0,"raw_metadata":{"has_enrichment":true,"base_score":2.639057329615259,"endowment":2.639057329615259,"datacite_reuse_total":0,"file_count":0,"downloads":0,"views":0,"has_version_chain":false,"is_dataset":false,"is_oa":false,"pmid":"24523987","pmcid":null,"openalex_id":"https://openalex.org/W4256500132","authors":[],"funders":[],"total_grants":0,"fwci":4.0915,"citation_percentile":0.93767125,"influential_citations":1,"citation_trend":[],"oa_status":"closed","license":null,"oa_locations":[{"url":"https://doi.org/10.1109/isca.1999.765956","host_type":""}],"fields_of_study":["Iterative Learning Control Systems","Neural Networks and Applications","Computer Science"],"mesh_terms":[],"keywords":["Very long instruction word","Computer science","Compiler","Parallel computing","Instruction-level parallelism","Instruction set","Exploit","Instructions per cycle","Instruction scheduling","Code generation","Microarchitecture","Schedule","Parallelism (grammar)","Programming language","Operating system","Dynamic priority scheduling","Key (lock)"],"sdg_mappings":[],"linked_datasets":[],"clinical_trials":[],"software_tools":[],"database_accessions":[],"source":"live","citation_network_status":"fetched"},"created_at":"2026-06-09T07:27:00.655467Z","pmid":null,"pmcid":null,"fwci":null,"citation_percentile":null,"influential_citations":0,"oa_status":null,"license":null,"views":0,"total_file_size_bytes":0,"version_count":0,"fair_f":null,"fair_a":null,"fair_i":null,"fair_r":null,"fair_zscore":null,"fair_rationale":null,"fair_model":null,"fair_agent_version":null,"fair_fulltext_source":null,"fair_has_llm":null,"fair_computed_at":null,"clinical_trials":[],"software_tools":[],"db_accessions":[],"linked_datasets":[],"topics":[]}