{"doi":"10.1109/iccd.1996.563555","title":"Memory hierarchy synthesis of a multimedia embedded processor","abstract":null,"journal":"Proceedings International Conference on Computer Design. VLSI in Computers and Processors","year":null,"id":34280,"datarank":0.4830867118739256,"base_score":1.9459101490553132,"endowment":1.9459101490553132,"self_citation_contribution":0.29188652235829704,"citation_network_contribution":0.19120018951562856,"self_endowment_contribution":0.29188652235829704,"citer_contribution":0.19120018951562856,"corpus_percentile":null,"corpus_rank":null,"citation_count":6,"citer_count":5,"citers_with_citation_signal":4,"citers_with_endowment":4,"datacite_reuse_total":0,"is_dataset":false,"is_dataset_confidence":null,"is_data_producer":false,"deposit_databanks":null,"is_oa":false,"file_count":0,"downloads":0,"has_version_chain":false,"published_date":null,"fair_score":null,"fair_percentile":null,"algorithm_id":"datarank_citation_only_1hop_v6","ranking_scope":"data_only","authors":[{"id":177825,"name":"D.F. Zucker","orcid":null,"position":1,"is_corresponding":false},{"id":177826,"name":"M.J. Flynn","orcid":null,"position":2,"is_corresponding":false},{"id":177824,"name":"S.T. Fu","orcid":null,"position":0,"is_corresponding":false}],"reference_count":0,"raw_metadata":{"has_enrichment":true,"base_score":1.9459101490553132,"endowment":1.9459101490553132,"datacite_reuse_total":0,"file_count":0,"downloads":0,"views":0,"has_version_chain":false,"is_dataset":false,"is_oa":false,"pmid":"18998881","pmcid":null,"openalex_id":"https://openalex.org/W2160805962","authors":[],"funders":[],"total_grants":0,"fwci":0.2065,"citation_percentile":0.50775171,"influential_citations":0,"citation_trend":[],"oa_status":"closed","license":null,"oa_locations":[{"url":"https://doi.org/10.1109/iccd.1996.563555","host_type":""}],"fields_of_study":["Parallel Computing and Optimization Techniques","Video Coding and Compression Technologies","Advanced Data Compression Techniques","Computer Science","Engineering"],"mesh_terms":[],"keywords":["Computer science","Cache","Cache algorithms","Smart Cache","Cache coloring","Cache pollution","Cache-oblivious algorithm","Cache invalidation","Parallel computing","Page cache","CPU cache","Memory hierarchy","Pipeline burst cache","Embedded system","Computer architecture"],"sdg_mappings":[{"sdg_number":0,"sdg_label":"Affordable and clean energy"}],"linked_datasets":[],"clinical_trials":[],"software_tools":[],"database_accessions":[],"source":"live","citation_network_status":"fetched"},"created_at":"2026-06-09T18:10:19.464346Z","pmid":null,"pmcid":null,"fwci":null,"citation_percentile":null,"influential_citations":0,"oa_status":null,"license":null,"views":0,"total_file_size_bytes":0,"version_count":0,"fair_f":null,"fair_a":null,"fair_i":null,"fair_r":null,"fair_zscore":null,"fair_rationale":null,"fair_model":null,"fair_agent_version":null,"fair_fulltext_source":null,"fair_has_llm":null,"fair_computed_at":null,"clinical_trials":[],"software_tools":[],"db_accessions":[],"linked_datasets":[],"topics":[]}