{"doi":"10.1109/cmpcon.1995.512394","title":"Microarchitecture of HaL's CPU","abstract":null,"journal":"Digest of Papers. COMPCON'95. Technologies for the Information Superhighway","year":null,"id":30209,"datarank":1.958487902849291,"base_score":2.833213344056216,"endowment":2.833213344056216,"self_citation_contribution":0.42498200160843247,"citation_network_contribution":1.5335059012408585,"self_endowment_contribution":0.42498200160843247,"citer_contribution":1.5335059012408585,"corpus_percentile":null,"corpus_rank":null,"citation_count":16,"citer_count":15,"citers_with_citation_signal":14,"citers_with_endowment":14,"datacite_reuse_total":0,"is_dataset":false,"is_dataset_confidence":null,"is_data_producer":false,"deposit_databanks":null,"is_oa":false,"file_count":0,"downloads":0,"has_version_chain":false,"published_date":null,"fair_score":null,"fair_percentile":null,"algorithm_id":"datarank_citation_only_1hop_v6","ranking_scope":"data_only","authors":[{"id":164648,"name":"A. Katsuno","orcid":null,"position":1,"is_corresponding":false},{"id":144421,"name":"S. Li","orcid":null,"position":2,"is_corresponding":false},{"id":164649,"name":"T. Maruyama","orcid":null,"position":3,"is_corresponding":false},{"id":164650,"name":"S. Savkar","orcid":null,"position":4,"is_corresponding":false},{"id":164651,"name":"M. Simone","orcid":null,"position":5,"is_corresponding":false},{"id":164652,"name":"G. Shen","orcid":null,"position":6,"is_corresponding":false},{"id":164653,"name":"R. Swami","orcid":null,"position":7,"is_corresponding":false},{"id":164654,"name":"D. Tovey","orcid":null,"position":8,"is_corresponding":false},{"id":164647,"name":"N. Patkar","orcid":null,"position":0,"is_corresponding":false}],"reference_count":0,"raw_metadata":{"has_enrichment":true,"base_score":2.833213344056216,"endowment":2.833213344056216,"datacite_reuse_total":0,"file_count":0,"downloads":0,"views":0,"has_version_chain":false,"is_dataset":false,"is_oa":false,"pmid":"24523987","pmcid":null,"openalex_id":"https://openalex.org/W2169029159","authors":[],"funders":[],"total_grants":0,"fwci":0.8261,"citation_percentile":0.73891995,"influential_citations":1,"citation_trend":[],"oa_status":"closed","license":null,"oa_locations":[{"url":"https://doi.org/10.1109/cmpcon.1995.512394","host_type":""}],"fields_of_study":["Parallel Computing and Optimization Techniques","Embedded Systems Design Techniques","Advanced Data Storage Technologies","Computer Science","Engineering"],"mesh_terms":[],"keywords":["Computer science","Dataflow","Out-of-order execution","Microarchitecture","Superscalar","Instruction set","Central processing unit","CPU shielding","Parallel computing","Processor register","Instructions per cycle","State (computer science)","Reliability (semiconductor)","Operating system","Set (abstract data type)","Computer architecture","Programming language","Memory address"],"sdg_mappings":[],"linked_datasets":[],"clinical_trials":[],"software_tools":[],"database_accessions":[],"source":"live","citation_network_status":"fetched"},"created_at":"2026-06-09T02:01:48.384434Z","pmid":null,"pmcid":null,"fwci":null,"citation_percentile":null,"influential_citations":0,"oa_status":null,"license":null,"views":0,"total_file_size_bytes":0,"version_count":0,"fair_f":null,"fair_a":null,"fair_i":null,"fair_r":null,"fair_zscore":null,"fair_rationale":null,"fair_model":null,"fair_agent_version":null,"fair_fulltext_source":null,"fair_has_llm":null,"fair_computed_at":null,"clinical_trials":[],"software_tools":[],"db_accessions":[],"linked_datasets":[],"topics":[]}