{"doi":"10.1109/cicc.1992.591271","title":"A Tightly Coupled Pipelined Graphics Coprocessor Integrated With A RISC CPU","abstract":null,"journal":"1992 Proceedings of the IEEE Custom Integrated Circuits Conference","year":1992,"id":597385,"datarank":0.0,"base_score":0.0,"endowment":0.0,"self_citation_contribution":0.0,"citation_network_contribution":0.0,"self_endowment_contribution":0.0,"citer_contribution":0.0,"corpus_percentile":null,"corpus_rank":null,"citation_count":0,"citer_count":0,"citers_with_citation_signal":0,"citers_with_endowment":0,"datacite_reuse_total":0,"is_dataset":false,"is_dataset_confidence":null,"is_data_producer":false,"deposit_databanks":null,"is_oa":false,"file_count":0,"downloads":0,"has_version_chain":false,"published_date":null,"fair_score":null,"fair_percentile":null,"algorithm_id":"datarank_citation_only_1hop_v6","ranking_scope":"data_only","authors":[{"id":1530469,"name":"B. Caulk","orcid":null,"position":1,"is_corresponding":false},{"id":90819,"name":"S. Desai","orcid":"0000-0003-1851-0597","position":0,"is_corresponding":false}],"reference_count":0,"raw_metadata":{"has_enrichment":true,"resolved":true,"title":"A Tightly Coupled Pipelined Graphics Coprocessor Integrated With A RISC CPU","abstract":"This paper describes lhe architecture and implementation of a graphics coprocessor integrated with a MIPS-1 (R3000) compatible CPU core. The design of the graphics coprocessor has been oprimiscd for accelerating low level graphics operations typical in X Windows applications. It has been implemented us coprocessor 2 using the coprocessor interface available on the CPU core. A set of specifically designed coprocessor 2 graphics instructions execute on the coprocessor and process pixel data fetched by dedicated DMA channels through a high bandwidth memory interface. The combination of the graphics coprocessor und high Oundwidlh memory interface result in a very high perfnrmcince.","is_dataset_classified":null,"base_score":0.0,"endowment":0.0,"datacite_reuse_total":0,"file_count":0,"downloads":0,"views":0,"has_version_chain":false,"is_dataset":false,"is_oa":false,"pmid":"23304386","pmcid":null,"openalex_id":"https://openalex.org/W2117409781","authors":[],"funders":[],"total_grants":0,"fwci":null,"citation_percentile":null,"influential_citations":0,"citation_trend":[],"oa_status":"closed","license":"https://doi.org/10.15223/policy-029","oa_locations":[{"url":"http://xplorestaging.ieee.org/ielx2/4607/12969/05727319.pdf?arnumber=5727319","host_type":"publisher"},{"url":"https://doi.org/10.1109/cicc.1992.591271","host_type":""}],"fields_of_study":["Parallel Computing and Optimization Techniques","CCD and CMOS Imaging Sensors","Embedded Systems Design Techniques"],"mesh_terms":[],"keywords":["Coprocessor","Computer science","Graphics","Interface (matter)","Central processing unit","Reduced instruction set computing","Computer hardware","Parallel computing","Instruction set","Operating system","Embedded system"],"sdg_mappings":[{"sdg_number":0,"sdg_label":"Peace, Justice and strong institutions"}],"linked_datasets":[],"clinical_trials":[],"software_tools":[],"database_accessions":[],"source":"live","citation_network_status":"fetched"},"created_at":"2026-07-28T13:06:11.498268Z","pmid":null,"pmcid":null,"fwci":null,"citation_percentile":null,"influential_citations":0,"oa_status":null,"license":null,"views":0,"total_file_size_bytes":0,"version_count":0,"fair_f":null,"fair_a":null,"fair_i":null,"fair_r":null,"fair_zscore":null,"fair_rationale":null,"fair_model":null,"fair_agent_version":null,"fair_fulltext_source":null,"fair_has_llm":null,"fair_computed_at":null,"clinical_trials":[],"software_tools":[],"db_accessions":[],"linked_datasets":[],"topics":[]}