{"doi":"10.1109/cahpc.2005.18","title":"Chained In-Order/Out-of-Order DoubleCore Architecture","abstract":null,"journal":"17th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD'05)","year":null,"id":27390,"datarank":0.2763452654464329,"base_score":1.3862943611198906,"endowment":1.3862943611198906,"self_citation_contribution":0.20794415416798362,"citation_network_contribution":0.06840111127844925,"self_endowment_contribution":0.20794415416798362,"citer_contribution":0.06840111127844925,"corpus_percentile":null,"corpus_rank":null,"citation_count":3,"citer_count":3,"citers_with_citation_signal":1,"citers_with_endowment":1,"datacite_reuse_total":0,"is_dataset":false,"is_dataset_confidence":null,"is_data_producer":false,"deposit_databanks":null,"is_oa":false,"file_count":0,"downloads":0,"has_version_chain":false,"published_date":null,"fair_score":null,"fair_percentile":null,"algorithm_id":"datarank_citation_only_1hop_v6","ranking_scope":"data_only","authors":[{"id":156250,"name":"A. Cristal","orcid":null,"position":1,"is_corresponding":false},{"id":156251,"name":"R. Gonzalez","orcid":null,"position":2,"is_corresponding":false},{"id":156253,"name":"D.A. Jimenez","orcid":null,"position":3,"is_corresponding":false},{"id":156249,"name":"M. Pericas","orcid":null,"position":0,"is_corresponding":false}],"reference_count":0,"raw_metadata":{"has_enrichment":true,"base_score":1.3862943611198906,"endowment":1.3862943611198906,"datacite_reuse_total":0,"file_count":0,"downloads":0,"views":0,"has_version_chain":false,"is_dataset":false,"is_oa":false,"pmid":"18998881","pmcid":null,"openalex_id":"https://openalex.org/W2111412181","authors":[],"funders":[],"total_grants":0,"fwci":0.2844,"citation_percentile":0.56993078,"influential_citations":0,"citation_trend":[{"year":2012,"count":1},{"year":2015,"count":1}],"oa_status":"green","license":"cc-by-nc-nd","oa_locations":[{"url":"https://hdl.handle.net/2117/112370","host_type":"repository"},{"url":"https://upcommons.upc.edu/bitstream/2117/112370/1/01592575.pdf","host_type":"GREEN"},{"url":"https://hdl.handle.net/2117/112370","host_type":"repository"},{"url":"https://doi.org/10.1109/cahpc.2005.18","host_type":""},{"url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.134.5839","host_type":""}],"fields_of_study":["Parallel Computing and Optimization Techniques","Low-power high-performance VLSI design","Interconnection Networks and Systems","Computer Science","Engineering"],"mesh_terms":[],"keywords":["Register file","Microarchitecture","Computer science","Out-of-order execution","Architecture","Parallel computing","Instruction set","Microprocessor","Processor register","Operating system","Computer architecture","Embedded system","Memory address"],"sdg_mappings":[{"sdg_number":0,"sdg_label":"Affordable and clean energy"}],"linked_datasets":[],"clinical_trials":[],"software_tools":[],"database_accessions":[],"source":"live","citation_network_status":"fetched"},"created_at":"2026-06-08T17:53:16.393014Z","pmid":null,"pmcid":null,"fwci":null,"citation_percentile":null,"influential_citations":0,"oa_status":null,"license":null,"views":0,"total_file_size_bytes":0,"version_count":0,"fair_f":null,"fair_a":null,"fair_i":null,"fair_r":null,"fair_zscore":null,"fair_rationale":null,"fair_model":null,"fair_agent_version":null,"fair_fulltext_source":null,"fair_has_llm":null,"fair_computed_at":null,"clinical_trials":[],"software_tools":[],"db_accessions":[],"linked_datasets":[],"topics":[]}