{"doi":"10.1002/0471478385.ch4","title":"Shared Memory Architecture","abstract":null,"journal":"Advanced Computer Architecture and Parallel Processing","year":2004,"id":26872,"datarank":0.3301942059699181,"base_score":1.0986122886681096,"endowment":1.0986122886681096,"self_citation_contribution":0.16479184330021646,"citation_network_contribution":0.16540236266970162,"self_endowment_contribution":0.16479184330021646,"citer_contribution":0.16540236266970162,"corpus_percentile":null,"corpus_rank":null,"citation_count":2,"citer_count":2,"citers_with_citation_signal":1,"citers_with_endowment":1,"datacite_reuse_total":0,"is_dataset":false,"is_dataset_confidence":null,"is_data_producer":false,"deposit_databanks":null,"is_oa":false,"file_count":0,"downloads":0,"has_version_chain":false,"published_date":null,"fair_score":null,"fair_percentile":null,"algorithm_id":"datarank_citation_only_1hop_v6","ranking_scope":"data_only","authors":[],"reference_count":0,"raw_metadata":{"has_enrichment":true,"base_score":1.0986122886681096,"endowment":1.0986122886681096,"datacite_reuse_total":0,"file_count":0,"downloads":0,"views":0,"has_version_chain":false,"is_dataset":false,"is_oa":false,"pmid":"18998881","pmcid":null,"openalex_id":"https://openalex.org/W2105141138","authors":[],"funders":[],"total_grants":0,"fwci":null,"citation_percentile":null,"influential_citations":0,"citation_trend":[{"year":2018,"count":1},{"year":2019,"count":1}],"oa_status":"closed","license":"http://doi.wiley.com/10.1002/tdm_license_1.1","oa_locations":[{"url":"https://onlinelibrary.wiley.com/doi/pdf/10.1002/0471478385.ch4","host_type":"publisher"},{"url":"https://doi.org/10.1002/0471478385.ch4","host_type":""}],"fields_of_study":["Distributed systems and fault tolerance","Parallel Computing and Optimization Techniques","Cloud Computing and Resource Management","Computer Science","Engineering","Materials Science"],"mesh_terms":[],"keywords":["Computer science","Shared memory","Cache coherence","Cache-only memory architecture","Uniform memory access","Distributed shared memory","Parallel computing","Interleaved memory","Memory map","Distributed memory","MESIF protocol","Non-uniform memory access","Bus sniffing","MESI protocol","Cache","CPU cache","Memory management","Cache coloring","Semiconductor memory","Operating system","Cache algorithms"],"sdg_mappings":[{"sdg_number":0,"sdg_label":"Quality Education"}],"linked_datasets":[],"clinical_trials":[],"software_tools":[],"database_accessions":[],"source":"live","citation_network_status":"fetched"},"created_at":"2026-06-08T15:55:09.282487Z","pmid":null,"pmcid":null,"fwci":null,"citation_percentile":null,"influential_citations":0,"oa_status":null,"license":null,"views":0,"total_file_size_bytes":0,"version_count":0,"fair_f":null,"fair_a":null,"fair_i":null,"fair_r":null,"fair_zscore":null,"fair_rationale":null,"fair_model":null,"fair_agent_version":null,"fair_fulltext_source":null,"fair_has_llm":null,"fair_computed_at":null,"clinical_trials":[],"software_tools":[],"db_accessions":[],"linked_datasets":[],"topics":[]}